Claims

I claim:

1. An electromechanical micromirror device, comprising:
a device substrate with a 1st surface and a 2nd surface;
control circuitry disposed on said 1st surface of said substrate; and a micromirror section disposed on said 2nd surface of said substrate;

wherein said micromirror section comprises:

a micromirror; and

at least 1 support structure for supporting said micromirror.

- 2. The device of claim 1, wherein said control circuitry is selected from the group consisting of: CMOS circuits, NMOS circuits, PMOS circuits, bipolar circuits, BiCMOS circuits, DMOS circuits, HEMT circuits, amorphous silicon thin film transistor circuits, polysilicon thin film transistor circuits, SiGe transistor circuits, SiC transistor circuits, GaN transistor circuits, GaAs transistor circuits, InP transistor circuits, CdSe transistor circuits, organic transistor circuits, and conjugated polymer transistor circuits.
- 3. The device of claim 1, wherein said device substrate is selected from the group consisting of silicon-on-insulator (SOI), silicon, polycrystalline silicon, glass, plastic, ceramic, germanium, SiGe, SiC, sapphire, quartz, GaAs, and InP.
- 4. The device of claim 1, wherein said micromirror section additionally comprises at least 1 addressing electrode for actuating said micromirror.

1

- 5. The device of claim 4, additionally comprising at least 1 electrically conductive routing line integral with said device substrate that connects said control circuitry to said at least 1 addressing electrode.
- 6. The device of claim 5, wherein said at least 1 electrically conductive routing line comprises a via through said substrate and a metallization in said via.
- 7. The device of claim 1, wherein said device substrate additionally comprises an insulating layer between said 1st surface and said 2nd surface.
- 8. The device of claim 1, wherein said micromirror is a metallic mirror.
- 9. The device of claim 1, wherein said micromirror is a multilayer dielectric mirror.
- 10. The device of claim 1, wherein the reflective side of said micromirror is substantially planar with neither recesses nor protrusions.
- 11. The device of claim 1, wherein the reflective surface of said micromirror has no edges that are perpendicular to the projection of the incident light propagation vector onto the plane of said device substrate.
- 12. The device of claim 11, wherein said reflective surface of said micromirror is in the shape of a polygon.
- 13. The device of claim 12, wherein said polygon is selected from the group consisting of a rectangle and a hexagon.
- 14. The device of claim 1, wherein said micromirror section additionally comprises:
- a torsion hinge that is disposed to support said micromirror support structure; and a pair of support structures for said torsion hinge that supports said torsion hinge on said substrate.

- 15. The device of claim 1, wherein said micromirror section additionally comprises at least 1 stopping member that limits the rotation of said micromirror.
- 16. The device of claim 15, wherein said at least 1 stopping member comprises:
- a 1st stopping member that limits the rotation of said micromirror in a 1st direction; and
- a 2nd stopping member that limits the rotation of said micromirror in a direction opposite to said 1st direction.
- 17. An array of electromechanical micromirror devices comprising a plurality of electromechanical micromirror devices disposed in a 1-dimensional or 2-dimensional array, comprising:
- a device substrate with a 1st surface and a 2nd surface;
 control circuitry disposed on said 1st surface of said substrate; and
 an array of micromirror sections disposed on said 2nd surface of said substrate,
 wherein each said micromirror section comprises:
 - a micromirror; and
 - at least 1 support structure for supporting said micromirror.
- 18. The array of claim 17, wherein said control circuitry is selected from the group consisting of: CMOS circuits, NMOS circuits, PMOS circuits, bipolar transistor circuits, BiCMOS circuits, DMOS circuits, HEMT circuits, amorphous silicon thin film transistor circuits, polysilicon thin film transistor circuits, SiGe transistor circuits, SiC transistor circuits, GaN transistor circuits, GaAs transistor circuits, InP transistor circuits, CdSe transistor circuits, organic transistor circuits, and conjugated polymer transistor circuits.

- 19. The array of claim 17, wherein said device substrate is selected from the group consisting of silicon-on-insulator (SOI), silicon, polycrystalline silicon, glass, plastic, ceramic, germanium, SiGe, SiC, sapphire, quartz, GaAs, and InP.
- 20. The array of claim 17, wherein each said micromirror section additionally comprises at least 1 addressing electrode for actuating said micromirror.
- 21. The array of claim 20, additionally comprising at least 1 electrically conductive routing line integral with said device substrate that connects said control circuitry to said at least 1 addressing electrode of at least 1 of said micromirror sections.
- 22. The array of claim 21, wherein said at least 1 electrically conductive routing line comprises a via through said substrate and a metallization in said via.
- 23. The array of claim 17, wherein said device substrate additionally comprises an insulating layer between said 1st surface and said 2nd surface.
- 24. The array of claim 17, wherein said micromirror is a metallic mirror.
- 25. The array of claim 17, wherein said micromirror is a multilayer dielectric mirror.
- 26. The array of claim 17, wherein the reflective surface of said micromirror is substantially planar with neither recesses nor protrusions.
- 27. The array of claim 17, wherein the reflective surface of said micromirror has no edges that are perpendicular to the projection of the incident light propagation vector onto the plane of said device substrate.
- 28. The array of claim 27, wherein said reflective side of said micromirror is in the shape of a polygon.

- 29. The array of claim 28, wherein said polygon is selected from the group consisting of a rectangle and a hexagon.
- 30. The array of claim 17, wherein said micromirror section additionally comprises:
- a torsion hinge that is disposed to support said micromirror support structure; and a pair of support structures for said torsion hinge that supports said torsion hinge on said substrate.
- 31. The array of claim 17, wherein said micromirror section additionally comprises at least 1 stopping member that limits the rotation of said micromirror.
- 32. The array of claim 17, wherein said at least 1 stopping member comprises: a 1st stopping member that limits the rotation of said micromirror in a 1st direction; and
- a 2nd stopping member that limits the rotation of said micromirror in a direction opposite to said 1st direction.
- 33. A spatial light modulator (SLM) comprising an array according to claim 17.
- 34. A method of fabricating an array of electromechanical micromirror devices, comprising the steps of:

providing a device substrate with a 1st surface and a 2nd surface; forming control circuitry on said 1st surface of said substrate; and forming a plurality of micromirror sections on said 2nd surface of said substrate, comprising the steps of:

forming a plurality of support structures for supporting micromirrors; and

forming a plurality of micromirrors such that each said micromirror is supported by at least 1 said support structure.

- 35. The method of claim 34, wherein said step of forming control circuitry comprises a step of fabricating circuits selected from the group consisting of: CMOS circuits, NMOS circuits, PMOS circuits, bipolar transistor circuits, BiCMOS circuits, DMOS circuits, HEMT circuits, amorphous silicon thin film transistor circuits, polysilicon thin film transistor circuits, SiGe transistor circuits, SiC transistor circuits, GaN transistor circuits, GaAs transistor circuits, InP transistor circuits, CdSe transistor circuits, organic transistor circuits, and conjugated polymer transistor circuits.
- 36. The method of claim 34, wherein said device substrate is selected from the group consisting of silicon-on-insulator (SOI), silicon, polycrystalline silicon, glass, plastic, ceramic, germanium, SiGe, SiC, sapphire, quartz, GaAs, and InP.
- 37. The method of claim 34, wherein said step of forming said micromirror sections additionally comprises a step of forming a plurality of addressing electrodes for actuating said plurality of micromirrors.
- 38. The method of claim 37, additionally comprising a step of forming a plurality of electrically conductive routing lines integral with said device substrate that connects said control circuitry to said plurality of addressing electrodes.
- 39. The method of claim 38, wherein said step of forming said plurality of electrically conductive routing lines comprises the steps of:

forming at least 1 via through said substrate; and forming a metallization in said at least 1 via.

- 40. The method of claim 34, wherein said device substrate additionally comprises an insulating layer between said 1st surface and said 2nd surface.
- 41. The method of claim 34, wherein said step of forming a plurality of micromirrors comprises a step of forming a reflective metallic coating.
- 42. The method of claim 34, wherein said step of forming a plurality of micromirrors comprises a step of forming a reflective multilayer dielectric coating.
- 43. The method of claim 34, wherein said step of forming said micromirror sections comprises the steps of:

forming said plurality of micromirror support structures such that it is embedded in a layer of sacrificial material;

planarizing said layer such that said sacrificial layer and the top of said micromirror support structures are substantially planar;

depositing a micromirror material on said planar surface;

patterning said micromirror material to form a plurality of micromirrors; and removing said sacrificial layer by an etching process.

- 44. The method of claim 43, wherein said sacrificial layer material is selected from the group consisting of photoresist polymer, silicon oxide, silicon nitride, silicon oxynitride, and amorphous silicon.
- 45. The method of claim 43, wherein said planarizing step comprises a chemical mechanical polishing (CMP) process.
- 46. The method of claim 34, wherein said step of forming a plurality of micromirrors comprises a step of patterning said micromirrors to have no edges

that are perpendicular to the projection of the incident light propagation vector onto the plane of said device substrate.

- 47. The method of claim 46, wherein each said micromirror is patterned to be in the shape of a polygon.
- 48. The method of claim 47, wherein said polygon is selected from the group consisting of a rectangle and a hexagon.
- 49. The method of claim 34, additionally comprising a step of forming a torsion hinge for supporting each said mirror support structure, said step comprising: forming a plurality of supports for supporting torsion hinges; and forming a plurality of torsion hinges.
- 50. The method of claim 34, additionally comprising the step of: forming at least 1 stopping member that limits the rotation of each said micromirror.
- 51. The method of claim 50, wherein said step of forming at least 1 stopping member comprises:

forming a 1st stopping member that limits the rotation of said micromirror in a 1st direction; and

forming a 2nd stopping member that limits the rotation of said micromirror in a direction opposite to said 1st direction.

52. A method of fabricating an array of electromechanical micromirror devices, comprising the steps of:

providing a silicon-on-insulator substrate with an epitaxial top silicon layer, an insulator layer, and a bottom silicon layer;

forming control circuitry on said epitaxial top silicon layer;
removing said bottom silicon layer, thereby exposing the insulator layer;
forming a plurality of micromirror sections on said exposed insulator layer,
comprising the steps of:

forming a plurality of support structures for supporting micromirrors; and forming a plurality of micromirrors such that each said micromirror is supported by at least 1 said support structure.

- 53. The method of claim 52, wherein said step of forming control circuitry comprises a step of fabricating circuits selected from the group consisting of: CMOS circuits, NMOS circuits, PMOS circuits, bipolar transistor circuits, BiCMOS circuits, and DMOS circuits.
- 54. The method of claim 52, wherein said step of removing said bottom silicon layer comprises backgrinding.
- 55. The method of claim 52, wherein said step of removing said bottom silicon layer comprises chemical mechanical polishing (CMP).
- 56. The method of claim 52, wherein said step of forming said micromirror section additionally comprises a step of forming a plurality of addressing electrodes for actuating said plurality of micromirrors.
- 57. The method of claim 56, additionally comprising a step of forming a plurality of electrically conductive routing lines integral with said device substrate that connects said control circuitry to said plurality of addressing electrodes.
- 58. The method of claim 57, wherein said step of forming said plurality of electrically conductive routing lines comprises the steps of:

forming at least 1 via through said substrate; and forming a metallization in said at least 1 via.

59. The method of claim 52, wherein said step of forming micromirror sections comprises the steps of:

forming said plurality of micromirror support structures such that it is embedded in a layer of sacrificial material;

planarizing said layer such that said sacrificial layer and the top of said micromirror support structures are substantially planar;

depositing a micromirror material on said planar surface;

patterning said micromirror material to form a plurality of micromirrors; and removing said sacrificial layer by an etching process.

60. The method of claim 59, wherein said planarizing step comprises the chemical mechanical polishing (CMP) process.